


- PN sequences, properties - m-sequence - DSSS - processing
- gain, Jamming - FHSS - synchronisation and tracking -
- Multiple access - FDMA, TDMA, CDMA.

PN sequences: is defined as "a periodic binary sequence with a noise like waveform that is usually generated by means of a feedback shift register. The same codes is used in both the transmitter and the receiver for a particular user for spreading and despreading.
 → It is also defined as a coded sequence of 1's and 0's with certain correlation properties.

PN sequence generator:



→ This is basically a shift register. Type D flip-flops are being connected such that the Q output of previous flip-flop is connected as input to D.

→ To obtain the PN sequence: Assume initial state of $Q_2 Q_1 Q_0$ to be 100. The QPs are connected to modulo² adder i.e., an EX-OR gate. The following table summarizes the operation of the PN generator.

→ A shift register of 'm' flip flops will have 2^m number of states; i.e., $Q_0 Q_1 \dots Q_{m-1} = 000 \dots 0$ to $Q_0 Q_1 \dots Q_{m-1} = 111 \dots 1$. Thus the output will repeat itself after 2^m bits.

clock pulse number	shift Register O/p's			Ex-OR gate O/P $Q_2 \oplus Q_1$	PN sequence Q_2
	Q_2	Q_1	Q_0		
0	0	0	1	$0 \oplus 0 = 0$	0
1	0	1	0 ←	$\bar{0} \oplus 1 = 1$	0
2	1	0	1 ←	$\bar{1} \oplus 0 = 1$	1
3	0	1	1 ←	$\bar{0} \oplus 1 = 1$	0
4	1	1	1 ←	$\bar{1} \oplus 1 = 0$	1
5	1	1	0 ←	$\bar{1} \oplus 1 = 0$	1
6	1	0	0 ←	$\bar{1} \oplus 0 = 1$	1
7	0	0	1 ←	$\bar{0} \oplus 0 = 0$	0 } The sequence
8	0	1	0 ←	$\bar{0} \oplus 1 = 1$	0 } repeats
9	1	0	1 ←	$\bar{1} \oplus 0 = 1$	1 } after this.
10	0	1	1 ←	$\bar{0} \oplus 1 = 1$	0

→ The character generated by a PN sequence generator depends on the number of flip-flops (m) used and on the selection of which flip-flops outputs are connected to the inputs of modulo-2 adder.

→ The state of each flip flop changes and gets shifted to the next flip-flops corresponding to each pulse of the clock.

→ The max. length of the sequence will be $2^m - 1$.

→ The duration of every bit in PN sequence is known as chip duration (T_c) and the chip rate (R_c) is defined as the number of bits (chips) / second.


$$R_c = 1/T_c$$

$$\text{Period of PN sequence} = T_b = N T_c$$

② M-sequence (or) maximal length sequence:


→ The maximum length sequence is a type of cyclic code which represents a commonly used periodic PN sequence.

- Such a sequence has long periods and requires a linear feedback shift register. A shift register of length 'm' consists 'm' flip flops and all of them operate on the same clock.
- At each clock pulse, the state of each flip-flop is shifted to the next one. This input is computed by using a logical function of the states of all the flip-flops.
- The maximum length sequence at the generator output will always be periodic with a period of $N = 2^m - 1$.
- $m \rightarrow$ Length of shift register (or) number of flip flops.
- The period of a PN sequence produced by a linear feedback shift register with 'm' flip-flops cannot exceed $2^m - 1$. When the period is exactly $2^m - 1$, then the PN sequence is called as m-sequence.



Maximum length sequence generator

- A feed back shift register is said to be linear when the feedback logic consists entirely of modulo-2 adders.
- If $m=3$, then the maximum length of the sequence is $N = 2^3 - 1 = 7$.
- If $m=3$, then the maximum length of the sequence is $N = 2^3 - 1 = 7$. The PN sequence repeats itself after every 7 clock cycles.
- The PN sequence is an NRZ type signal with logic '1' represented by +1 and binary '0' represented by -1.



Properties of M-sequence:

The three properties are:

- (i) Balance property: In each period of a maximal length sequence, the no. of 1's is always one more than the number of 0's. This is called as balance property.
- (ii) Correlation property: Auto correlation function of a maximal length sequence is periodic and binary valued.

Run property:

→ Run means a subsequence of identical symbols (is cont 0's) within one period of the sequence. Among the runs of 1's and 0's in each period of a maximal length sequence, one half the runs of each kind are of length one, one-fourth are of length two, one eighth are of length three and so on.

→ For m stage feedback shift register, the total number of runs will be $\frac{(m+1)}{2}$.

Classification of spread spectrum (SS) Techniques -

SS modulation

↓
Direct sequence spread spectrum (DS-ss)

↓
Frequency hop spread spectrum (FH-ss)


Direct sequence spread spectrum (DSSS)

→ In this DSSS technique, the IP data sequence is used to modulate the pseudo-noise (PN) sequence directly.

→ Two stages of modulation are used. First, the incoming data sequence is used to modulate a PN sequence code (wide band). This code transforms the narrowband data sequence into a noise like wideband signal.


(8)



DS-BPSK Transmitter



Operation:

- The transmitter first converts incoming binary data sequence {b_k} into a polar NRZ waveform b(t) by using NRZ encoder.
- b(t) and PN signal c(t) from the PN-code generator are given as inputs to multiplier.
- The o/p m(t) is modulated with BPSK modulation.
- In the o/p signal x(t), phase 180° represents logic 0 and 0° represents logic 1. The transmitted signal x(t) is a direct sequence spread binary phase shift keying (DS-BPSK) signal.





- The multiplier is supplied with locally generated PN sequence which is an exact "replica" of the PN sequence used at the transmitter. The receiver needs to operate in perfect synchronization with the transmitter.
- The received DS-BPSK signal $y(t)$ and local oscillator generates the carrier signal which is synchronized with the transmitter carrier. Both are applied as I/p to coherent detector which consists of product modulator and LPF.
- Product modulator is used to suppress the carrier from $y(t)$ and LPF is used to remove the interference of noise signal.
- Decision device based on threshold value it detects the bit whether it is '0' or '1'.
- The channel noisy o/p is given by,

$$y(t) = s(t) + j(t).$$

$$= c(t) \cdot s(t) + j(t) \quad \because a(t) = c(t) \cdot s(t)$$

$$\text{s(t)} \rightarrow \text{binary psk signal}$$

$$c(t) \rightarrow \text{PN signal}$$

$$j(t) \rightarrow \text{Interference}$$

(2)

In the receiver, the received signal $y(t)$ is multiplied by PN code:

$$u(t) = c(t) \cdot y(t) \quad \text{--- (2)}$$

sub. eqn. (1) in (2),

$$= c(t) \cdot [c(t) \cdot s(t) + j(t)]$$

$$= c^2(t) s(t) + c(t) \cdot j(t)$$

$$c^2(t) = 1, \text{ then } u(t) = s(t) + c(t) \cdot j(t) \quad \text{--- (3)}$$

(5) performance parameters of DSSS systems

- (i) processing gain
- (ii) probability of error
- (iii) Jamming gain.

(i) processing gain (PG):


→ is the gain achieved by processing a spread spectrum signal over an unspreaded signal.

→ processing gain is defined as "the ratio of the bandwidth of the spread spectrum signal to the bandwidth of the unspreaded signal".

$$\therefore \text{processing gain} = \frac{\text{BW of spread spectrum signal}}{\text{BW of unspreaded signal}}$$

band width of spread signal $m(t)$:

$$T_b = N T_c$$



$$\text{D/P } m(t) = c(t) \cdot b(t)$$

The one bit period of the spread signal $m(t)$ is given by " T_c ".

The band width of a NRZ signal is equal to the reciprocal of its one bit period.

$$\therefore \text{BW of spread signal} = \frac{1}{T_c}$$

Band width of unspread signal:

→ The unspread signal $b(t)$ is an NRZ signal and the B.W. of the NRZ signal is reciprocal of the bit period.

$$\therefore \text{B.W. of unspread signal} = 1/T_b$$

$$\therefore \text{PGI} = \frac{1/T_c}{1/T_b} = \frac{T_b}{T_c}$$

(ii) Probability of error

$$P_e = \frac{1}{2} \operatorname{erfc} \sqrt{\frac{E_b}{J T_c}}$$

$J \rightarrow$ Average interference power

$E_b \rightarrow$ Energy / bit

$T_c \rightarrow$ chip duration.

$$P_e \downarrow \rightarrow \sqrt{\frac{E_b}{J T_c}} \uparrow$$

(c) Jamming:-

Energy / bit = $E_b = P_s T_b$ $P_s \rightarrow$ Average sig. power, $T_b \rightarrow$ bit duration

$$\frac{E_b}{N_0} = \frac{P_s T_b}{N_0}$$

$$N_0 = J T_c ; \quad \frac{E_b}{N_0} = \frac{P_s T_b}{J T_c}$$

$$\therefore \frac{E_b}{N_0} = \left(\frac{T_b}{T_c} \right) \left(\frac{P_s}{J} \right)$$

Processing gain PGI = T_b/T_c

$$\frac{E_b}{N_0} = (\text{PGI}) \left(\frac{P_s}{J} \right)$$

$$\therefore \frac{J/P_s}{\downarrow} = \frac{\text{PGI}}{E_b/N_0}$$

Jamming margin

PS

Jamming margin is defined as the ratio of average interference power I and the signal power P_s and is expressed in dB as,

$$(\text{Jamming margin}) \text{dB} = (\text{processing gain}) \text{dB} - \log_{10} \left[\frac{E_b}{N_0} \right]_{\min}$$

$\left[\frac{E_b}{N_0} \right]_{\min} \rightarrow \text{min. bit energy to noise density ratio needed to support the average error probability.}$

(b) Frequency hopping spread spectrum (FH-SS) signals:

→ The capacity of DSSS aim to reject jamming is dependent on (PGI) processing gain. Under some conditions max. attainable PGI is not possible to combat jamming. Under such condition alternative system called FH-SS is used.

→ Frequency hopping is defined as "the process of randomly hopping the modulated data carrier from one frequency to other". The data is used to modulate a carrier.


→ Depending on the rate of frequency hopping, the FH/HFSK systems are classified into two categories.

They are, i) slow frequency hopping

ii) fast frequency hopping


Slow frequency hopping: The symbol Rate (R_s) of the HFSK signal is an integer multiple of the hop rate (R_h). So, several symbols are transmitted corresponding to each frequency hop. So hopping takes place very slowly.

(a) FH/MFSK transmitter: The combination of frequency hopping (FH) and MFSK is known as FH/MFSK.



- Binary data sequence ($b(t)$) is applied to M-way FSK modulator. The o/p of which goes to the input of the mixer. The other input to the mixer block is obtained from the digital frequency synthesizer.
- The mixer consists of a multiplier followed by a band pass filter, which is designed to select the sum frequency component neglecting all other components. This sum component of frequency is then transmitted.
- M-way FSK modulator will assign a distinct frequency for each of these M symbols transmitted.
- The synthesizer O/P at a given instant of time is the freq. hop. Each freq. hop + MFSK signal to produce transmitted signal.
- O/P of PN generator changes, ∴ synthesizer o/p freq. will change. Hence freq. hops produced will vary in a random manner.
- Total B.W. of FH/MFSK = sum of all freq. hops.

FH | MFSK Receiver.



- The received signal is applied to a mixer. The other input to the mixer comes from digital frequency synthesizer.
- The digital frequency synthesizer is derived by a PN code generator and it is synchronized at the transmitter and generates the same code sequence.
- So, the frequency hops produced at the synthesizer o/p will be identical to those at the transmitter. At the o/p of multiplier we get I/P signals, their sum and difference.

→ The difference signal is MFSK signal. Thus, the mixer removes the frequency hopping.

→ The MFSK signal at the mixer O/p is then applied to a noncoherent MFSK detector and the o/p is digital modulating signal.

chip rate (R_c): $R_c = \max(R_h, R_s)$ $R_h \rightarrow$ Hop rate

Individual time of shortest duration is chip rate. $R_s \rightarrow$ symbol rate

processing gain (PG): $PG = \frac{BW \text{ of spread spectrum signal}}{BW \text{ of unspread signal}}$

BW of spread spectrum signal:

$n \rightarrow$ No. bits at the o/p of PN code generator.

$2^n \rightarrow$ No. of combinations

$2^n \rightarrow$ No. of freq. hops.

$B.W = 2^n \times f_s \rightarrow$ symbol freq.

BW of unspread signal (f_s)

$$PG = \frac{2^n f_s}{f_s} = 2^n$$

Fast Frequency hopping: - The hop rate R_h is an integer multiple of the MFSK symbol rate R_s . So, during the transmission of one symbol, the carrier frequency will hop several times. Thus, frequency hopping takes place at a fast rate.

chip Rate $R_c =$ Rate of hopping R_h .

Advantages of FHSS

i) The synchronization is not greatly dependent on distance.

ii) The Sync. is better than DS-SS system.

iii) Shorter acquisition time makes the sync faster.

Disadvantage: i) BW is too large.

ii) Complex & expensive freq. synthesizers are used.

⑥ Synchronization in spread spectrum systems:
 The code synchronization process in spread spectrum happens in following two phases:

(i) Acquisition and

(ii) Tracking.

→ The acquisition and tracking stages primarily aim to solve the problem of uncertainty of propagation delay between transmitter and receiver.

Acquisition: is the coarse code synchronization process. It is the initial phase where the receiver recognizes the transmitter.


The objective of this phase is to resolve the code phase error to within certain bound which can be further reduced by the tracking stage.

Tracking: is also called fine tuning (synchronization). This phase happens upon successful acquisition phase.


In the tracking phase, the Tx and Rx need to be in continuous synchronization until data transmission is complete.

Tracking continuously maintains the best possible waveform fine alignment by means of feed back loop. Thus high PSNR is achieved at the receiver.

Acquisition (camp and wait) circuit of FH signal:




- (7)
- The circuit consists of a mixer (multiplier), a BPF centered at an IF frequency f_o and having a B.W. equal to twice the hopping state ($B = 2f_h$), an envelope detector - compensation, and Voltage controlled oscillation (VCO).
 - VCO consists of a clock, PN generator and frequency synthesizer. The clock is either OFF (or) ON, in which case clock pulses at hopping state f_h are delivered to the PN generator.
 - PN generator & frequency synthesizer are identical in the Tx & Rx.
 - The freq. synthesizer is merely an oscillator whose carrier frequency can be controlled by the digital signal applied to it by the PN generator.
 - The detector O/P is compared with a threshold voltage by the comparator which accepts two I/P voltages & provides an O/P which is larger voltage.
 - When detector O/P is less than threshold voltage, then ON/OFF control voltage to the oscillator will be turned off.
 - As long as the received frequency is not equal to f_i , the PN generator does not cycle through its states and the receiver synthesizer holds at the frequency $f_o + f_i$. Thus, the synthesizer remains camped at $f_o + f_i$. So this is called as camp-and-wait circuit.
 - When finally the received signal is f_i ,
 - The difference sig. passes through the filter.
 - The detector O/P goes above the threshold.
 - The comparator O/P changes.
 - The controlled oscillator is turned ON.



waveforms of FET acquisition circuit

Tracking (Early - Late gate) circuit of FET signal

→ To effect fine synchronization, we need to replace the VCO which can only be turned ON and OFF by VCO and it can be controlled by voltage which measures phase difference b/w two PN generators.



- The VCO output will be moved between $+1V$ and $-1V$. The envelope detector O/P responds immediately to the BPF O/P.
- The gate between envelope detector and LPF is a transmission gate. When there is an O/P provided by the envelope detector, the VCO clock waveform is transmitted through the gate & is not transmitted when detection O/P is zero.

(8)

(a) IIP signal frequency with data, v_i

(b) synthesized frequency, f_s

(c) Envelope detector O/P

(d) VCO O/P voltage, v_o

(e) gate O/P voltage, v_g

→ The operation of this gate is multiplication process. If $\pm IV$ is applied to VCO clock in $O/P \rightarrow 0$, when there is no O/P, $O/P = 1$, when there is an O/P.

→ Depending on whether the received PN junction lags (is late) or leads (is early), the control voltage V_c will be of one polarity to increase (or) decrease the VCO frequency.

(or) the other to increase (or) decrease it, moving it always in the direction to reduce it.

→ This fine synchronization scheme, called an early-late gate will sustain synchronization even in the presence of disturbances provided that $|z|$ remains less than T_h .

(8) Multiple access:

is nothing but two (or) more users simultaneously communicate with each other using the same propagation channel.

Multiple access techniques

Frequency division multiple access (FDMA)

Time division multiple access (TDMA)

Code division multiple access (CDMA)



Spatial division multiple access (SDMA)

Frequency Division Multiple access: (FDMA)

- FDMA is used for Voice and data transmission.
- The total B.W. is divided into non-overlapping frequency subbands. Each user is allocated a unique frequency subband (channels) for the duration of the connection, whether the connection is in active (or) idle state.
- These channels are assigned on demand to users who respect service. During the period of the call, no other user can share the same channel.

Guard Bands:

The adjacent frequency bands in the FDMA spectrum are likely to interference with each other. Therefore, it is necessary to include the guard bands between the adjacent frequency bands.




FDMA scheme

Non-Linear effects in FDMA:

- In FDMA systems, many channel share the same antenna at the base station.
- The power amplifiers and the power combiners used are non linear, and tend to generate intermodulation frequencies resulting in intermodulation distortion.
- To minimize the effects of intermodulation distortions, stringent RF filters are required to reject intermodulation distortion. RF filters are heavy and costly.

Number of channels



The no. of channels that can be simultaneously supported in a FDMA system is given by, $N_s = \frac{B_s - 2B_g}{B_c}$

B_s - Total spectrum allocation (or) system B.W

B_g - Guard band allocated at the edge of the allocated spectrum band.

B_c - channel bandwidth.

Spectral Efficiency of FDMA:

$$\eta_{FDMA} = \frac{\text{bandwidth available for data transmission}}{\text{system bandwidth}}$$

No. of data channels in the System = $N_{\text{data}} = N_s - N_{\text{ctrl}}$.

$$\eta_{FDMA} = \frac{N_{\text{data}} B_c}{B_s} < 1$$

N_{CH} = No. of allocated control channels.

N_s = Total No. of available channel in the system.

Advantages :

- i) FDMA is relatively simple to implement.
- ii) is implemented in narrow band systems.
- iii) The complexity of FDMA mobile system is lower when compared to TDMA systems.
- iv) Absence of synchronization.
- v) To provide interference-free transmissions between uplink and downlink channels, the frequency allocations have to be separated by guard bands.

Disadvantages:

- i) This type of multiple access support is narrow band, and is not suitable for multimedia communications with various transmission rates.
- ii) If an FDMA channel is not in use, it cannot be used by other users to increase (or) share capacity. It is a wasted Resource.
- iii) Lack of flexibility in case of reconfiguration.
- iv) Have higher cell site system costs as compared to TDMA.
- v) To minimize the effects of intermodulation distortion, and adjacent channel interference, stringent RF filters are required.

10 Time division multiple access:

→ divides the radio spectrum in to time slots, and in each slot only one user is allowed to either transmit (or) receive.

- In TDMA, channel time is partitioned in to frames. Every user in service has an opportunity to transmit once. / frame.
- To achieve this, TDMA frame is further partitioned in to time slots. users have to transmit slots from frame to frame.